Sequential Circuit Design: Principle
Outline

1. Overview on sequential circuits
2. Synchronous circuits
3. Danger of synthesizing asynchronous circuit
4. Inference of basic memory elements
5. Simple design examples
6. Timing analysis
7. Alternative one-segment coding style
8. Use of variable for sequential circuit
1. Overview on sequential circuit

• Combinational vs sequential circuit
  – Sequential circuit: output is a function of current input and state (memory)

• Basic memory elements
  – D latch
  – D FF (Flip-Flop)
  – RAM

• Synchronous vs asynchronous circuit
- D latch: level sensitive
- D FF: edge sensitive

(a) D latch

<table>
<thead>
<tr>
<th>c</th>
<th>q*</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>q</td>
</tr>
<tr>
<td>1</td>
<td>d</td>
</tr>
</tbody>
</table>

(b) pos-edge triggered D FF

<table>
<thead>
<tr>
<th>clk</th>
<th>q*</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>q</td>
</tr>
<tr>
<td>1</td>
<td>q</td>
</tr>
</tbody>
</table>

(c) neg-edge triggered D FF

<table>
<thead>
<tr>
<th>clk</th>
<th>q*</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>q</td>
</tr>
<tr>
<td>1</td>
<td>q</td>
</tr>
</tbody>
</table>

(d) D FF with asynchronous reset

<table>
<thead>
<tr>
<th>reset</th>
<th>clk</th>
<th>q*</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>-</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>q</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>q</td>
</tr>
<tr>
<td>0</td>
<td>⦵</td>
<td>d</td>
</tr>
</tbody>
</table>
RTL Hardware Design
by P. Chu

Chapter 8
• Problem with D latch:
  Can the two D latches swap data?
- **Timing of a D FF:**
  - Clock-to-q delay
  - Constraint: setup time and hold time
Synch vs asynch circuits

• Globally synchronous circuit: all memory elements (D FFs) controlled (synchronized) by a common global clock signal
• Globally asynchronous but locally synchronous circuit (GALS).
• Globally asynchronous circuit
  – Use D FF but not a global clock
  – Use no clock signal
2. Synchronous circuit

- One of the most difficult design aspects of a sequential circuit: How to satisfy the timing constraints
- The Big idea: Synchronous methodology
  - Group all D FFs together with a single clock: Synchronous methodology
  - Only need to deal with the timing constraint of one memory element
• Basic block diagram
  – State register (memory elements)
  – Next-state logic (combinational circuit)
  – Output logic (combinational circuit)
• Operation
  – At the rising edge of the clock, state_next sampled and stored into the register (and becomes the new value of state_reg)
  – The next-state logic determines the new value (new state_next) and the output logic generates the output
  – At the rising edge of the clock, the new value of state_next sampled and stored into the register
• Glitches has no effects as long as the state_next is stabled at the sampling edge
Sync circuit and EDA

• Synthesis: reduce to combinational circuit synthesis
• Timing analysis: involve only a single closed feedback loop (others reduce to combinational circuit analysis)
• Simulation: support “cycle-based simulation”
• Testing: can facilitate scan-chain
Types of sync circuits

• Not formally defined, Just for coding
• Three types:
  – “Regular” sequential circuit
  – “Random” sequential circuit (FSM)
  – “Combined” sequential circuit (FSM with a Data path, FSMD)
3. Danger of synthesizing asynchronous circuit

- D Latch/DFF
  - Are combinational circuits with feedback loop
  - Design is different from normal combinational circuits (it is delay-sensitive)
  - Should not be synthesized from scratch
  - Should use pre-designed cells from device library
E.g., a D latch from scratch

<table>
<thead>
<tr>
<th>c</th>
<th>q^*</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>q</td>
</tr>
<tr>
<td>1</td>
<td>d</td>
</tr>
</tbody>
</table>

(a) D latch

```vhdl
library ieee;
use ieee.std_logic_1164.all;
entity dlatch is
  port(
    c: in std_logic;
    d: in std_logic;
    q: out std_logic
  );
end dlatch;

architecture demo_arch of dlatch is
  signal q_latch: std_logic;
begin
  process (c, d, q_latch)
  begin
    if (c='1') then
      q_latch <= d;
    else
      q_latch <= q_latch;
    end if;
  end process;
  q <= q_latch;
end demo_arch;
```
4. Inference of basic memory elements

• VHDL code should be clear so that the pre-designed cells can be inferred

• VHDL code
  – DLatch
  – Positive edge-triggered D FF
  – Negative edge-triggered D FF
  – D FF with asynchronous reset
D Latch

- No else branch
- D latch will be inferred

<table>
<thead>
<tr>
<th></th>
<th>c</th>
<th>q*</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>q</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>d</td>
<td></td>
</tr>
</tbody>
</table>

(a) D latch

```vhdl
library ieee;
use ieee.std_logic_1164.all;
entity dlatch is
  port(
    c: in std_logic;
    d: in std_logic;
    q: out std_logic
  );
end dlatch;
architecture arch of dlatch is
begin
  process (c, d)
  begin
    if (c='1') then
      q <= d;
    end if;
  end process;
end arch;
```
Pos edge-triggered D FF

- No else branch
- Note the sensitivity list

```
library ieee;
use ieee.std_logic_1164.all;
entity dff is
    port(
        clk: in std_logic;
        d: in std_logic;
        q: out std_logic
    );
end dff;
architecture arch of dff is
begin
    process (clk)
    begin
        if (clk'event and clk='1') then
            q <= d;
        end if;
    end process;
end arch;
```

(b) pos-edge triggered D FF
• Neg edge-triggered D FF

\[
\begin{array}{c|c}
\text{clk} & q^* \\
0 & q \\
1 & q \\
\downarrow & d \\
\end{array}
\]

\text{if (clk'event and clk='0') then}

RTL Hardware Design
by P. Chu

Chapter 8
D FF with async reset

- No else branch
- Note the sensitivity list

library ieee;
use ieee.std_logic_1164.all;
entity dffr is
  port(
    clk: in std_logic;
    reset: in std_logic;
    d: in std_logic;
    q: out std_logic
  );
end dffr;
architecture arch of dffr is
begin
  process (clk,reset)
  begin
    if (reset='1') then
      q <= '0';
    else if (clk'event and clk='1') then
      q <= d;
    end if;
  end process;
end arch;
Register

- Multiple D FFs with same clock and reset

```vhdl
library ieee;
use ieee.std_logic_1164.all;
entity reg8 is
  port(
    clk: in std_logic;
    reset: in std_logic;
    d: in std_logic_vector(7 downto 0);
    q: out std_logic_vector(7 downto 0)
  );
end reg8;
architecture arch of reg8 is
begin
  process (clk,reset)
  begin
    if (reset='1') then
      q<=(others=>'0');
    elsif (clk'event and clk='1') then
      q<=d;
    end if;
  end process;
end arch;
```
5. Simple design examples

- Follow the block diagram
  - Register
  - Next-state logic (combinational circuit)
  - Output logic (combinational circuit)
D FF with sync enable

- Note that the en is controlled by clock
- Note the sensitivity list

<table>
<thead>
<tr>
<th>reset</th>
<th>clk</th>
<th>en</th>
<th>q*</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>-</td>
<td>-</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>-</td>
<td>q</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>-</td>
<td>q</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>q</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>d</td>
</tr>
</tbody>
</table>

(a) Function table

(b) Conceptual diagram
library ieee;
use ieee.std_logic_1164.all;
entity dff_en is
    port(
        clk: in std_logic;
        reset: in std_logic;
        en: in std_logic;
        d: in std_logic;
        q: out std_logic
    );
end dff_en;
architecture two_seg_arch of dff_en is
signal q_reg: std_logic;
signal q_next: std_logic;
begin
  — a D FF
  process (clk,reset)
  begin
    if (reset='1') then
      q_reg <= '0';
    elsif (clk'event and clk='1') then
      q_reg <= q_next;
    end if;
  end process;
  — next-state logic
  q_next <= d when en ='1' else
           q_reg;
  — output logic
  q <= q_reg;
end two_seg_arch;
T FF

(a) Function table

(b) Conceptual diagram
library ieee;
use ieee.std_logic_1164.all;
entity tff is
  port(
    clk: in std_logic;
    reset: in std_logic;
    t: in std_logic;
    q: out std_logic
  );
end tff;

architecture two_seg_arch of tff is
  signal q_reg: std_logic;
  signal q_next: std_logic;
architecture two_seg_arch of tff is
signal q_reg: std_logic;
signal q_next: std_logic;
begin
   -- a D FF
   process (clk, reset)
   begin
      if (reset='1') then
         q_reg <= '0';
      elsif (clk'event and clk='1') then
         q_reg <= q_next;
      end if;
   end process;
   -- next-state logic
   q_next <= q_reg when t='0' else
            not(q_reg);
   -- output logic
   q <= q_reg;
end two_seg_arch;
Free-running shift register
(a) Vertical form
library ieee;
use ieee.std_logic_1164.all;
entity shift_right_register is
port(
  clk, reset: in std_logic;
  d: in std_logic;
  q: out std_logic;
end shift_right_register;

architecture two_seg_arch of shift_right_register is
  signal r_reg: std_logic_vector(3 downto 0);
  signal r_next: std_logic_vector(3 downto 0);
begin
  -- register
  process (clk,reset)
  begin
    if (reset='1') then
      r_reg <= (others=>'0');
    elsif (clk'event and clk='1') then
      r_reg <= r_next;
    end if;
  end process;
  -- next-state logic (shift right 1 bit)
  r_next <= d & r_reg(3 downto 1);
  -- output
  q <= r_reg(0);
end two_seg_arch;
Universal shift register

- 4 ops: parallel load, shift right, shift left, pause
library ieee;
use ieee.std_logic_1164.all;
entity shift_register is
  port(
    clk, reset: in std_logic;
    ctrl: in std_logic_vector(1 downto 0);
    d: in std_logic_vector(3 downto 0);
    q: out std_logic_vector(3 downto 0));
end shift_register;

architecture two_seg_arch of shift_register is
  signal r_reg: std_logic_vector(3 downto 0);
  signal r_next: std_logic_vector(3 downto 0);
begin

    -- register
    process (clk, reset)
    begin
        if (reset='1') then
            r_reg <= (others=>'0');
        elsif (clk'event and clk='1') then
            r_reg <= r_next;
        end if;
    end process;

    -- next-state logic
    with ctrl select
    begin
        r_next <=
            r_reg when "00", --no op
            r_reg(2 downto 0) & d(0) when "01", --shift left;
            d(3) & r_reg(3 downto 1) when "10", --shift right;
            d when others;

        -- output
        q <= r_reg;
    end two_seg_arch;
Arbitrary sequence counter

<table>
<thead>
<tr>
<th>input pattern</th>
<th>output pattern</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>011</td>
</tr>
<tr>
<td>011</td>
<td>110</td>
</tr>
<tr>
<td>110</td>
<td>101</td>
</tr>
<tr>
<td>101</td>
<td>111</td>
</tr>
<tr>
<td>111</td>
<td>000</td>
</tr>
</tbody>
</table>

```vhdl
entity arbi_seq_counter4 is
  port(
    clk, reset: in std_logic;
    q: out std_logic_vector(2 downto 0)
  );
end arbi_seq_counter4;

architecture two_seg_arch of arbi_seq_counter4 is
  signal r_reg: std_logic_vector(2 downto 0);
  signal r_next: std_logic_vector(2 downto 0);
begin
```
begin
  -- register
  process (clk, reset)
  begin
    if (reset='1') then
      r_reg <= (others=> '0');
    elsif (clk'event and clk='1') then
      r_reg <= r_next;
    end if;
  end process;
  -- next-state logic
  r_next <= "011" when r_reg="000" else
            "110" when r_reg="011" else
            "101" when r_reg="110" else
            "111" when r_reg="101" else
            "000";  -- r_reg="111"
  -- output logic
  q <= std_logic_vector(r_reg);
end two_seg_arch;
Free-running binary counter

- Count in binary sequence
- With a max_pulse output: asserted when counter is in “11…11” state

```vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity binary_counter4_pulse is
  port(
    clk, reset: in std_logic;
    max_pulse: out std_logic;
    q: out std_logic_vector(3 downto 0)
  );
end binary_counter4_pulse;
```
architecture two_seg_arch of binary_counter4_pulse is
  signal r_reg: unsigned(3 downto 0);
  signal r_next: unsigned(3 downto 0);
begin
  -- register
  process (clk, reset)
  begin
    if (reset='1') then
      r_reg <= (others=>'0');
    elsif (clk'event and clk='1') then
      r_reg <= r_next;
    end if;
  end process;
  -- next-state logic
  r_next <= r_reg + 1;
  -- output logic
  q <= std_logic_vector(r_reg);
  max_pulse <= '1' when r_reg="1111" else
                '0';
end two_seg_arch;
• Wrapped around automatically
• Poor practice:

\[ r_{\text{next}} \leq (r_{\text{reg}} + 1) \mod 16; \]
Binary counter with bells & whistles

<table>
<thead>
<tr>
<th>syn_clr</th>
<th>load</th>
<th>en</th>
<th>q*</th>
<th>operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>-</td>
<td>-</td>
<td>00...00</td>
<td>synchronous clear</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>-</td>
<td>d</td>
<td>parallel load</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>q+1</td>
<td>count</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>q</td>
<td>pause</td>
</tr>
</tbody>
</table>

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity binary_counter4_feature is
  port(
    clk, reset: in std_logic;
    syn_clr, en, load: std_logic;
    d: std_logic_vector(3 downto 0);
    q: out std_logic_vector(3 downto 0);
  );
end binary_counter4_feature;
architecture two_seg_arch of binary_counter4_feature is
  signal r_reg: unsigned(3 downto 0);
  signal r_next: unsigned(3 downto 0);
begin
  -- register
  process (clk,reset)
  begin
    if (reset='1') then
      r_reg <= (others=>'0');
    elsif (clk'event and clk='1') then
      r_reg <= r_next;
    end if;
  end process;
  -- next-state logic
  r_next <= (others=>'0') when syn_clr='1' else
            unsigned(d) when load='1' else
            r_reg + 1 when en='1' else
            r_reg;
  -- output logic
  q <= std_logic_vector(r_reg);
end two_seg_arch;
Decade (mod-10) counter

```vhdl
architecture two_seg_arch of mod10_counter is
  constant TEN: integer := 10;
  signal r_reg: unsigned(3 downto 0);
  signal r_next: unsigned(3 downto 0);
begin
  -- register
  process (clk, reset)
  begin
    if (reset='1') then
      r_reg <= (others=>'0');
    elsif (clk'event and clk='1') then
      r_reg <= r_next;
    end if;
  end process;
  -- next-state logic
  r_next <= (others=>'0') when r_reg=(TEN-1) else
            r_reg + 1;
  -- output logic
  q <= std_logic_vector(r_reg);
end two_seg_arch;
```
Programmable mod-m counter

```vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity prog_counter is
  port(
    clk, reset: in std_logic;
    m: in std_logic_vector(3 downto 0);
    q: out std_logic_vector(3 downto 0)
  );
end prog_counter;

architecture two_seg_clear_arch of prog_counter is
```
signal r_reg: unsigned(3 downto 0);
signal r_next: unsigned(3 downto 0);

begin
  -- register
  process (clk, reset)
  begin
    if (reset='1') then
      r_reg <= (others=>'0');
    elseif (clk'event and clk='1') then
      r_reg <= r_next;
    end if;
  end process;

  -- next-state logic
  r_next <= (others=>'0') when r_reg=(unsigned(m)-1) else
    r_reg + 1;

  -- output logic
  q <= std_logic_vector(r_reg);
end two_seg_clear_arch;
architecture two_seg_effi_arch of prog_counter is
begin
  -- register
  process (clk, reset)
  begin
    if (reset='1') then
      r_reg <= (others=>'0');
    elsif (clk'event and clk='1') then
      r_reg <= r_next;
    end if;
  end process;
  -- next-state logic
  r_inc <= r_reg + 1;
  r_next <= (others=>'0') when r_inc=unsigned(m) else r_inc;
  -- output logic
  q <= std_logic_vector(r_reg);
end two_seg_effi_arch;
(a) Block diagram of initial design

(b) Block diagram of more efficient design
6. Timing analysis

• Combinational circuit:
  – characterized by propagation delay

• Sequential circuit:
  – Has to satisfy setup/hold time constraint
  – Characterized by maximal clock rate
    (e.g., 200 MHz counter, 2.4 GHz Pentium II)
  – Setup time and clock-to-q delay of register
    and the propagation delay of next-state logic
    are embedded in clock rate
• state_next must satisfy the constraint
• Must consider effect of
  – state_reg: can be controlled
  – synchronized external input (from a subsystem of same clock)
  – unsynchronized external input
• Approach
  – First 2: adjust clock rate to prevent violation
  – Last: use “synchronization circuit” to resolve violation
• Setup time violation and maximal clock rate
\[ t_3 = t_0 + T_{cq} + T_{next}(\text{max}) \]

\[ t_4 = t_5 - T_{\text{setup}} = t_0 + T_c - T_{\text{setup}} \]

\[ t_3 < t_4 \]

\[ t_0 + T_{cq} + T_{next}(\text{max}) < t_0 + T_c - T_{\text{setup}} \]

\[ T_{cq} + T_{next}(\text{max}) + T_{\text{setup}} < T_c \]

\[ T_c(\text{min}) = T_{cq} + T_{next}(\text{max}) + T_{\text{setup}} \]
• E.g., shift register; let $T_{cq} = 1.0\text{ns}$, $T_{setup} = 0.5\text{ns}$

\[
T_{c(min)} = T_{cq} + T_{setup} = 1.5\text{ ns}
\]

\[
f_{\text{max}} = \frac{1}{T_{cq} + T_{setup}} = \frac{1}{1.5\text{ ns}} \approx 666.7\text{ MHz}
\]
• E.g., Binary counter; let $T_{cq}=1.0\text{ns}$, $T_{setup}=0.5\text{ns}$

<table>
<thead>
<tr>
<th>width</th>
<th>nand</th>
<th>xor</th>
<th>$&gt;_{a}$</th>
<th>$&gt;_{d}$ =</th>
<th>$+1_{a}$</th>
<th>$+1_{d}$</th>
<th>$+_{a}$</th>
<th>$+_{d}$</th>
<th>mux</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>8</td>
<td>22</td>
<td>25</td>
<td>68</td>
<td>26</td>
<td>27</td>
<td>33</td>
<td>51</td>
<td>118</td>
</tr>
<tr>
<td>16</td>
<td>16</td>
<td>44</td>
<td>52</td>
<td>102</td>
<td>51</td>
<td>55</td>
<td>73</td>
<td>101</td>
<td>265</td>
</tr>
<tr>
<td>32</td>
<td>32</td>
<td>85</td>
<td>105</td>
<td>211</td>
<td>102</td>
<td>113</td>
<td>153</td>
<td>203</td>
<td>437</td>
</tr>
<tr>
<td>64</td>
<td>64</td>
<td>171</td>
<td>212</td>
<td>398</td>
<td>204</td>
<td>227</td>
<td>313</td>
<td>405</td>
<td>755</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>area (gate count)</th>
<th>8</th>
<th>16</th>
<th>32</th>
<th>64</th>
</tr>
</thead>
<tbody>
<tr>
<td>delay (ns)</td>
<td>0.1</td>
<td>0.1</td>
<td>0.1</td>
<td>0.1</td>
</tr>
<tr>
<td></td>
<td>4.0</td>
<td>8.6</td>
<td>17.6</td>
<td>35.7</td>
</tr>
<tr>
<td></td>
<td>1.9</td>
<td>3.7</td>
<td>6.7</td>
<td>14.3</td>
</tr>
<tr>
<td></td>
<td>1.0</td>
<td>1.7</td>
<td>1.8</td>
<td>2.2</td>
</tr>
<tr>
<td></td>
<td>2.4</td>
<td>5.5</td>
<td>11.6</td>
<td>24.0</td>
</tr>
<tr>
<td></td>
<td>1.5</td>
<td>3.3</td>
<td>7.5</td>
<td>15.7</td>
</tr>
<tr>
<td></td>
<td>4.2</td>
<td>8.2</td>
<td>16.2</td>
<td>32.2</td>
</tr>
<tr>
<td></td>
<td>3.2</td>
<td>5.5</td>
<td>11.1</td>
<td>22.9</td>
</tr>
<tr>
<td></td>
<td>0.3</td>
<td>0.3</td>
<td>0.3</td>
<td>0.3</td>
</tr>
</tbody>
</table>
\[
\begin{align*}
    f_{max} &= \frac{1}{T_{cq} + T_{8\_bit\_inc(area)} + T_{setup}} = \frac{1}{1 \text{ ns} + 2.4 \text{ ns} + 0.5 \text{ ns}} \approx 256.4 \text{ MHz} \\
    f_{max} &= \frac{1}{T_{cq} + T_{16\_bit\_inc(area)} + T_{setup}} = \frac{1}{1 \text{ ns} + 5.5 \text{ ns} + 0.5 \text{ ns}} \approx 142.9 \text{ MHz} \\
    f_{max} &= \frac{1}{T_{cq} + T_{32\_bit\_inc(area)} + T_{setup}} = \frac{1}{1 \text{ ns} + 11.6 \text{ ns} + 0.5 \text{ ns}} \approx 76.3 \text{ MHz} \\
\end{align*}
\]

\[
\begin{align*}
    f_{max} &= \frac{1}{T_{cq} + T_{8\_bit\_inc(delay)} + T_{setup}} = \frac{1}{1 \text{ ns} + 1.5 \text{ ns} + 0.5 \text{ ns}} \approx 333.3 \text{ MHz} \\
    f_{max} &= \frac{1}{T_{cq} + T_{16\_bit\_inc(delay)} + T_{setup}} = \frac{1}{1 \text{ ns} + 3.3 \text{ ns} + 0.5 \text{ ns}} \approx 208.3 \text{ MHz} \\
    \text{and} \\
    f_{max} &= \frac{1}{T_{cq} + T_{32\_bit\_inc(delay)} + T_{setup}} = \frac{1}{1 \text{ ns} + 7.5 \text{ ns} + 0.5 \text{ ns}} \approx 111.1 \text{ MHz}
\end{align*}
\]
• Hold time violation
\[ t_2 = t_0 + T_{cq} + T_{next(min)} \]

\[ t_h = t_0 + T_{hold} \]

\[ t_h < t_2 \]

\[ T_{hold} < T_{cq} + T_{next(min)} \]

\[ T_{hold} < T_{cq} \]
Output delay

\[ T_{co} = T_{cq} + T_{output} \]
7. Alternative one-segment coding style

- Combine register and next-state logic/output logic in the same process
- May appear compact for certain simple circuit
- But it can be error-prone
D FF with sync enable

(a) Function table

<table>
<thead>
<tr>
<th>reset</th>
<th>clk</th>
<th>en</th>
<th>q*</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>-</td>
<td>-</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>-</td>
<td>q</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>-</td>
<td>q</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>q</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>d</td>
</tr>
</tbody>
</table>

(b) Conceptual diagram
library ieee;
use ieee.std_logic_1164.all;
entity dff_en is
  port(
    clk: in std_logic;
    reset: in std_logic;
    en: in std_logic;
    d: in std_logic;
    q: out std_logic
  );
end dff_en;
architecture two_seg_arch of dff_en is
  signal q_reg: std_logic;
  signal q_next: std_logic;
begin
  -- a D FF
  process (clk,reset)
  begin
    if (reset='1') then
      q_reg <= '0';
    elsif (clk'event and clk='1') then
      q_reg <= q_next;
    end if;
  end process;
  -- next-state logic
  q_next <= d when en = '1' else
           q_reg;
  -- output logic
  q <= q_reg;
end two_seg_arch;
Architecture one_seg_arch of dff_en is begin
  process (clk, reset)
  begin
    if (reset='1') then
      q <= '0';
    elsif (clk'event and clk='1') then
      if (en='1') then
        q <= d;
      end if;
    end if;
  end process;
end one_seg_arch;

• Interpretation: any left-hand-side signal within the clk'event and clkk='1' branch infers a D FF
T FF

(a) Function table

<table>
<thead>
<tr>
<th>reset</th>
<th>clk</th>
<th>t</th>
<th>q*</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>-</td>
<td>-</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>-</td>
<td>q</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>-</td>
<td>q</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>q</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>q'</td>
</tr>
</tbody>
</table>

(b) Conceptual diagram
library ieee;
use ieee.std_logic_1164.all;
entity tff is
  port(
    clk: in std_logic;
    reset: in std_logic;
    t: in std_logic;
    q: out std_logic
  );
end tff;

architecture two_seg_arch of tff is
  signal q_reg: std_logic;
  signal q_next: std_logic;
architecture two_seg_arch of tff is
  signal q_reg: std_logic;
  signal q_next: std_logic;
begin
  -- a D FF
  process (clk, reset)
  begin
    if (reset='1') then
      q_reg <= '0';
    elsif (clk'event and clk='1') then
      q_reg <= q_next;
    end if;
  end process;
  -- next-state logic
  q_next <= q_reg when t='0' else not(q_reg);
  -- output logic
  q <= q_reg;
end two_seg_arch;
architecture one_seg_arch of tff is
  signal q_reg: std_logic;
begin
  process (clk, reset)
  begin
    if reset='1' then
      q_reg <= '0';
    elsif (clk'event and clk='1') then
      if (t='1') then
        q_reg <= not q_reg;
      end if;
    end if;
  end process;
  q <= q_reg;
end one_seg_arch;
Binary counter with bells & whistles

<table>
<thead>
<tr>
<th>syn_clr</th>
<th>load</th>
<th>en</th>
<th>q*</th>
<th>operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>_</td>
<td>_</td>
<td>00...00</td>
<td>synchronous clear</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>_</td>
<td>d</td>
<td>parallel load</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>q+1</td>
<td>count</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>q</td>
<td>pause</td>
</tr>
</tbody>
</table>

```vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity binary_counter4_feature is
  port(
    clk, reset: in std_logic;
    syn_clr, en, load: std_logic;
    d: std_logic_vector(3 downto 0);
    q: out std_logic_vector(3 downto 0);
  );
end binary_counter4_feature;
```
architecture two_seg_arch of binary_counter4_feature is
  signal r_reg: unsigned(3 downto 0);
  signal r_next: unsigned(3 downto 0);
begin
  -- register
  process (clk, reset)
  begin
    if (reset='1') then
      r_reg <= (others=>'0');
    elsif (clk'event and clk='1') then
      r_reg <= r_next;
    end if;
  end process;
  -- next-state logic
  r_next <= (others=>'0') when syn_clr='1' else
            unsigned(d) when load='1' else
            r_reg + 1 when en='1' else
            r_reg;
  -- output logic
  q <= std_logic_vector(r_reg);
end two_seg_arch;
architecture one_seg_arch of binary_counter4_feature is
    signal r_reg: unsigned(3 downto 0);
    signal r_next: unsigned(3 downto 0);
begin
    -- register & next-state logic
    process (clk, reset)
    begin
        if (reset='1') then
            r_reg <= (others=>'0');
        elsif (clk'event and clk='1') then
            if syn_clr='1' then
                r_reg <= (others=>'0');
            elsif load='1' then
                r_reg <= unsigned(d);
            elsif en='1' then
                r_reg <= r_reg + 1;
            end if;
        end if;
    end process;
    -- output logic
    q <= std_logic_vector(r_reg);
end one_seg_arch;
Free-running binary counter

• Count in binary sequence
• With a max_pulse output: asserted when counter is in “11…11” state

```vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity binary_counter4_pulse is
  port(
    clk, reset: in std_logic;
    max_pulse: out std_logic;
    q: out std_logic_vector(3 downto 0);
  );
end binary_counter4_pulse;
```
architecture two_seg_arch of binary_counter4_pulse is
  signal r_reg: unsigned(3 downto 0);
  signal r_next: unsigned(3 downto 0);
begin
  -- register
  process (clk, reset)
  begin
    if (reset='1') then
      r_reg <= (others=>'0');
    elsif (clk'event and clk='1') then
      r_reg <= r_next;
    end if;
  end process;
  -- next-state logic
  r_next <= r_reg + 1;
  -- output logic
  q <= std_logic_vector(r_reg);
  max_pulse <= '1' when r_reg="1111" else '0';
end two_seg_arch;
architecture not_work_one_seg_glitch_arch
    of binary_counter4_pulse is

    signal r_reg: unsigned(3 downto 0);

begin
    process (clk, reset)
    begin
        if (reset='1') then
            r_reg <= (others=>'0');
        elsif (clk'event and clk='1') then
            r_reg <= r_reg + 1;
            if r_reg="1111" then
                max_pulse <= '1';
            else
                max_pulse <= '0';
            end if;
        end if;
    end process;
    q <= std_logic_vector(r_reg);
end not_work_one_seg_glitch_arch;
architecture work_one_seg_glitch_arch

  of binary_counter4_pulse is

  signal r_reg: unsigned(3 downto 0);

begin

  process (clk, reset)
  begin
    if (reset='1') then
      r_reg <= (others=>'0');
    elsif (clk'event and clk='1') then
      r_reg <= r_reg + 1;
    end if;
  end process;

  q <= std_logic_vector(r_reg);
  max_pulse <= '1' when r_reg="1111" else '0';

end work_one_seg_glitch_arch;
Programmable mod-m counter

```vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity prog_counter is
  port(
    clk, reset: in std_logic;
    m: in std_logic_vector(3 downto 0);
    q: out std_logic_vector(3 downto 0)
  );
end prog_counter;

architecture two_seg_clear_arch of prog_counter is
```

RTL Hardware Design
by P. Chu
Chapter 8
77
architecture two_seg_effi_arch of prog_counter is
    signal r_reg: unsigned(3 downto 0);
    signal r_next, r_inc: unsigned(3 downto 0);
begin
    -- register
    process (clk,reset)
    begin
        if (reset='1') then
            r_reg <= (others=>'0');
        elsif (clk'event and clk='1') then
            r_reg <= r_next;
        end if;
    end process;
    -- next-state logic
    r_inc <= r_reg + 1;
    r_next <= (others=>'0') when r_inc=unsigned(m) else
        r_inc;
    -- output logic
    q <= std_logic_vector(r_reg);
end two_seg_effi_arch;
architecture not_work_one_arch of prog_counter is

signal r_reg: unsigned(3 downto 0);

begin

process (clk, reset)
begin
if reset='1' then
    r_reg <= (others=>'0');
elsif (clk'event and clk='1') then
    r_reg <= r_reg+1;
    if (r_reg=unsigned(m)) then
        r_reg<= (others=>'0');
    end if;
end if;
end process;

q <= std_logic_vector(r_reg);
end not_work_one_arch;
architecture work_one_arch of prog_counter is
  signal r_reg: unsigned(3 downto 0);
  signal r_inc: unsigned(3 downto 0);
begin
  process (clk,reset)
  begin
    if reset='1' then
      r_reg <= (others=>'0');
    elsif (clk'event and clk='1') then
      if (r_inc=unsigned(m)) then
        r_reg <= (others=>'0');
      else
        r_reg <= r_inc;
      end if;
    end if;
  end process;
  r_inc <= r_reg + 1;
  q <= std_logic_vector(r_reg);
end work_one_arch;
• Two-segment code
  – Separate memory segment from the rest
  – Can be little cumbersome
  – Has a clear mapping to hardware component

• One-segment code
  – Mix memory segment and next-state logic / output logic
  – Can sometimes be more compact
  – No clear hardware mapping
  – Error prone

• Two-segment code is preferred