EEC 483 Computer Organization

Section 4.8 Branch Hazards
Section 4.9 Exceptions

Chansu Yu

Cleveland State University

Branch (Control) Hazards

While executing a previous branch, next instruction address might not yet be known.
Branch (Control) Hazards

- We can stall the pipeline for every branch instruction
  - Too slow (3 instructions)
- Or, continue execution down the sequential instruction stream assuming that the branch will not be taken (predict “branch not taken”)
  - If the condition is not met, OK ! (prediction is successful)
  - If the condition is met, (prediction is wrong)
    - Some unwanted instructions are in the pipeline!
    - Need to “flush” instructions
- How do you compare the above two ?
  - If branches are taken half the time, and if it costs little to discard the instructions, the second approach halves the cost of control hazards
Branch Hazards

- Reducing the cost of taken branch
  - Branch address procedure
    - IF: PC+4
    - EX: Branch address calculation, ZF evaluation
    - MEM: Branch target is selected
  - Selecting branch address at the ID stage to reduce the penalty to one cycle from 3 cycles
    - Branch address calculation can be done at ID stage
    - ZF evaluation: Equality can be tested at ID stage by first exclusive ORing respective bits of two read registers and then ANDing all the results
  - Control:
    - IF.Flush to flush the instruction in IF stage
    - It zeros the instruction field of the IF/ID pipeline register
    - IF.Flush = (IF/ID.Branch && ZF) ?? is this same as PCSrc???

IF.Flush versus Zero Control Signals

- In order to put a bubble, we nullify the control signals (for stall on a data hazard)
- Questions
  - Why can’t we use the same technique for branch hazard?
    - There is no control signal at IF stage
  - Is zeroing control signals enough in case of stall?
    - As long as MemRead, MemWrite, RegWrite are not asserted, any storage value is not updated.
    - ALU will do something and MUXes will select something, but it doesn’t affect any result.
  - What does it mean by flushing?
    - It zeros the instruction field of the IF/ID pipeline register, which in fact can be decoded as “sll $0, $0, $0”
    - In fact, “nop” = “sll $0, $0, $0”
Branch Hazards

Example
- 0040 beq $1, $2, 7 ; 0040+4+7*4=0072
- 0044 and $3, $4, $5
- ...
- 0072 lw $6, 50($7)

Branch target is calculated and ZF is checked
- beq IF ID EX
- and IF ---
- lw IF

Branch Hazards: Flushing

Implements flushing for branch hazards
(only one addition) and it comes from the "Control" circuit
Stalling: What happen in the pipeline?

```
beq $1, $2, 7
add $3, $4, $5
```

"target of beq"

IF | ID | EX | MEM | WB
---|----|----|-----|-----
ID stage executes a null instruction (sll $0,$0,$0) at CC3

EX stage executes a null instruction (sll $0,$0,$0) at CC4

MEM stage executes a null instruction (sll $0,$0,$0) at CC5

WB stage executes a null instruction (sll $0,$0,$0) at CC6

IF.Flush at CC3 will do.

Branch Hazards: Improvement

Main techniques for avoiding stalls:
- Eliminating branches
- Branch prediction
- Move comparison testing to earlier stage
- Branch delay slots

Cleveland State University

c.yu91@csuohio.edu
Branch Hazards: Eliminating Branches

Compiler can rewrite code to eliminate some branches.

Examples?

Branch to a branch.

Loop unrolling.

Branch Hazards: Earlier Branch Testing

In given pipeline, tested branch conditional in EX

- Could move test to ID
  - Requires additional mini-ALU to perform tests
  - Eliminates one stall cycle
  - Could potentially increase cycle length

- Still have one cycle of stall
  - Just like unconditional branches
  - Assume this optimization
Branch Hazards: Branch Delay Slots

While determining next instruction address, go ahead and execute sequentially following instruction(s).

- **Conditional branch**
- **Branch delay**
- **Branch target**

![Diagram](image)

- Computes branch target address.
- Performs branch test & sets PC to target.
- Fetches correct target.

<table>
<thead>
<tr>
<th>Time Step (Clock Cycle)</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ID</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EX</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MEM</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>WB</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **Advantage:**
  - Can avoid one stall per delay slot.

- **Disadvantages:**
  - Makes assembly-language programming more difficult.
  - Can be difficult to find appropriate code for slot.
  - Exposes implementation detail that could change.
    - Later implementations without a stall must still emulate slot.

- **Most modern processors avoid**
Branch Hazards: Branch Prediction

Guess which instruction is next, & start executing it.

- What if guess is wrong? : Flush the pipeline
- Simplest guesses: Always Taken or Never Taken.
- When to do prediction?
  - Static prediction: compiler
  - Dynamic prediction: processor

Dynamic Branch Prediction

- Branch prediction buffer (branch history table)
  - A small memory that is indexed by the lower portion of the address of the branch instruction and that contains one or more bits indicating whether the branch was recently taken or not.
Dynamic Branch Prediction

- 1-bit predictor

\[
\begin{array}{c}
T \xrightarrow{\text{Predict taken}} N \xrightarrow{\text{Predict not taken}} NT \\
\end{array}
\]

- Prediction accuracy

---

---

loop 10 times \( \Rightarrow 1^{\text{st}}: \text{?}, 2^{\text{nd}}: \text{correct, } 3^{\text{rd}}: \text{correct,} \)

\( \text{beq} \)

9\(^{\text{th}}\): correct, 10\(^{\text{th}}\): incorrect \( \Rightarrow 80\% \) accuracy

(Because the first one is incorrect in the second execution of the same code.)

Dynamic Branch Prediction

- 2-bit predictor

- What is the prediction accuracy with the same example? \( : 90\% \)
4.9 Exceptions

- Another form of control hazard involves exceptions.

- When an arithmetic overflow occurs during executing “add $1, $2, $1”
  - Transfer control to the exception routine (0x4000 0040)
  - This is the same as executing a branch instruction

- For a taken-branch, we flush pipeline registers.
  - Branch is tested at the beginning of ID stage.
  - And thus flushing takes place at ID stage.
  - Since only one instruction is following after the instruction at ID, we just need to flush that instruction.

Flush Control Signals

- Similar to the taken-branch, we need to flush pipeline registers. Question is which stages’ pipeline register(s)?
  - Arithmetic overflow is detected at the end of EX stage.
  - And thus flushing takes place at MEM stage (at the next cycle).
  - Since three following instructions are already in the pipeline (IF, ID and EX stages), we need to flush those three instructions.
    - Otherwise, $1 can be written back and cannot investigate the cause of the overflow.
  - Therefore, we need ID.Flush and EX.Flush in addition to IF.Flush control signal.
EPC and Cause

- Additionally,
  - EPC is written
  - Cause is written
Exception in a Pipelined Computer

- Given the instruction sequence:
  0x40  sub  $11, $2, $4
  0x44  and  $12, $2, $5
  0x48  or  $13, $2, $6
  0x4c  add  $1, $2, $1
  0x50  slt  $15, $6, $7
  0x54  lw  $16, 50($7)
  ...
  0x40000040  sw  $25, 1000($0)
  0x40000044  sw  $26, 1004($0)
  ...

- Assume an overflow exception occurs when executing “add”:
  - EPC becomes “0x50”
  - Flush signals convert the following instructions to bubbles
  - And start fetching from 0x4000 0040 (exception service routing)
  - “and” and “or” instruction prior to “and” complete
Challenges

- What if more than one instruction generates exceptions?
  - While “add” causes an overflow exception at CC5 in EX,
  - “lw” (with wrong opcode) causes an invalid opcode exception at CC5 at IF
- It is not OK to generate all flushing signals.
- And, how does the exception service routine correctly identify the instruction that causes the exception? => Imprecise exception

Precise and Imprecise Exceptions

- Precise exceptions
  - Hardware (CPU) correctly identifies the offending instruction.
  - And makes sure all prior instructions complete.
  - All instructions following it are not allowed to complete their execution and have not modified the process state
- Imprecise exception
  - Hardware does not guarantee it and leaves it up to the operating system to determine which instruction caused the problem.
  - Some instructions following the offending instruction are allowed to completed their execution and modified the process state.
- Most of modern CPUs support
  - Precise exceptions